Design and implementation of a two-dimensional sound field solver based on the Digital Huygens' Model

نویسندگان

  • Tan Yiyu
  • Yasushi Inoguchi
  • Yukinori Sato
  • Makoto Otani
  • Yukio Iwaya
  • Takao Tsuchiya
چکیده

Sound field analysis is complicated and computationally intensive. In this paper, a two-dimensional sound field solver based on the Digital Huygens’ Model (DHM) is designed and implemented by a Field Programmable Gate Array (FPGA). In this sound field solver, the original DHM and its boundary condition are extended to reduce operations and hardware resource consumption. The computation is completed locally, and external memory access is avoided. In a two-dimensional space with both length and width being 1.28m, when boundaries are rigid walls, the FPGA-based analysis system enhances performance from 44 to 217 times, and from 37 to 179 times against the software simulations based on the original DHM and Standard Leapfrog Finite-difference Time-domain (SLF-FDTD), respectively. Compared with the General-purpose Graphic Processing Unit (GPGPU) Tesla C1060, it speeds up by 1223 times in computation and by 114 times in overall performance in the case of time steps being 20,000. When the node scales are different and the calculated time steps are 32,000, the FPGA-based sound field solver achieves about 1,795 and 1,190 times faster in computation, 218 and 179 times enhancement in final performance over the software simulations based on the original DHM and SLF-FDTD, respectively. Furthermore, the proposed system provides high data throughput, and is easily applied in real-time applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and implementation of a two-dimensional sound field solver based on the Digital Huygensâ€TM Model

Sound field analysis is complicated and computationally intensive. In this paper, a two-dimensional sound field solver based on the Digital Huygens’ Model (DHM) is designed and implemented by a Field Programmable Gate Array (FPGA). In this sound field solver, the original DHM and its boundary condition are extended to reduce operations and hardware resource consumption. The computation is compl...

متن کامل

Aerodynamic Design Optimization Using Genetic Algorithm (RESEARCH NOTE)

An efficient formulation for the robust shape optimization of aerodynamic objects is introduced in this paper. The formulation has three essential features. First, an Euler solver based on a second-order Godunov scheme is used for the flow calculations. Second, a genetic algorithm with binary number encoding is implemented for the optimization procedure. The third ingredient of the procedure is...

متن کامل

Dhm and Fdtd Based Hardware Sound Field Simulation Acceleration Templates for Dafx-08, Finland, France

Sound field simulation is widely used for acoustic design; however, this simulation needs many computational resources. On the other hand, FPGA becomes major for acceleration. To take advantage of hardware acceleration by FPGA, hardware oriented algorithm which consumes small number of gates and memory is necessary. This paper addresses hardware acceleration of sound field simulation using FPGA...

متن کامل

A Numerical Investigation on the Unstable Flow in a Single Stage of an Axial Compressor

An unsteady two-dimensional finite-volume solver was developed based on Van Leer’s flux splitting algorithm in conjunction with “Monotonic Upstream Scheme for Conservation Laws (MUSCL)” limiters to improve the order of accuracy and the two-layer Baldwin-Lomax turbulence model was also implemented. Two test cases were prepared to validate the solver. The computed results were compared with the e...

متن کامل

Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)

In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microprocessors and Microsystems - Embedded Hardware Design

دوره 38  شماره 

صفحات  -

تاریخ انتشار 2014